

# Intel Instruction Set (gas)

- These slides provide the gas format for a subset of the Intel processor instruction set, including:
  - Operation Mnemonic
  - Name of Operation
  - Syntax
  - Operation
  - Legal Operands
  - Examples
  - Description
  - Effect on Flag Bits



# ADD

## Integer Addition

---

### Syntax:

addb src, dest

addw src, dest

addl src, dest

### Legal Operands

src      dest

idata,    reg

idata,    mem

reg,      reg

mem,     reg

reg,      mem

### Examples:

addl \$10, %eax

addb \$10, label

addw %bx, %ax

addl label, %eax

addl %eax, label

### Operation:

dest ← dest + src

## Description

This instruction adds the contents of the dest and src operands and stores the result in the location specified by dest. The operands must be of the same size.

If the operands are signed integers, the OF flag indicates an invalid result. If the operands are unsigned, the CF flag indicates a carry out of the destination. If the operands are unpacked BCD digits, the AF flag indicates a decimal carry.

## Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |
|----|----|----|----|----|----|----|----|----|---|
| X  | -  | -  | -  | X  | X  | -  | X  | -  | X |

# AND

## Boolean AND

---

### Syntax:

andb src, dest  
andw src, dest  
andl src, dest

### Legal Operands

|            |             |
|------------|-------------|
| <u>src</u> | <u>dest</u> |
| idata,     | reg         |
| idata,     | mem         |
| reg,       | reg         |
| mem,       | reg         |
| reg,       | mem         |

### Examples:

andl \$10, %eax  
andb \$10, label  
andw %bx, %ax  
andl label, %eax  
andl %eax, label

### Operation:

dest ← dest & src

## Description

This instruction performs a bit by bit AND operation on the dest and src operands and stores the result in the dest operand. The AND operation is defined as:

|            |          |          |
|------------|----------|----------|
| <b>AND</b> | <b>0</b> | <b>1</b> |
| <b>0</b>   | <b>0</b> | <b>0</b> |
| <b>1</b>   | <b>0</b> | <b>1</b> |

## Flags

|    |    |    |    |    |    |    |    |    |   |   |   |
|----|----|----|----|----|----|----|----|----|---|---|---|
| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |   |   |
| 0  | -  | -  | -  | x  | x  | -  | ?  | -  | x | - | 0 |



# CLI

## Clear Interrupt Enable Flag

---

### Syntax:

cli

### Legal Operands

none

### Examples:

cli

### Operation:

IF = 0

### Description

This instruction clears the interrupt enable flag (IF) and disables the processing of interrupts. This instruction is used to prevent interrupts during short sequences of code that could fail if an interrupt were allowed to occur in the middle of the code sequence. The IF should not be turned off for “long” periods of time as this could prevent the processing of critical I/O operations such as causing incoming data to be overrun before the processor can execute the ISR code required to process it.

### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |
|----|----|----|----|----|----|----|----|----|
| -  | -  | 0  | -  | -  | -  | -  | -  | -  |

# CMP

## Compare Integers

---

### Syntax:

cmpb op1, op2

cmpw op1, op2

cmpl op1, op2

### Operation:

NULL  $\leftarrow$  op2 - op1

### Description

### Legal Operands

op1      op2

idata,    reg

idata,    mem

reg,      reg

mem,     reg

reg,      mem

### Examples:

cmpl \$10, %eax

cmpb \$10, label

cmpw %bx, %ax

cmpl label, %eax

cmpl %eax, label

This instruction subtracts the contents of the src operands from the dest operand and discards the result. Only the eflags register is affected as follows:

### Condition

op1 < op2

op1 <= op2

op1 == op2

op1 >= op2

op1 > op2

### Signed Compare

ZF == 0 && SF == OF

SF == OF

ZF == 1

ZF == 1 || SF != OF

SF != OF

### Unsigned Compare

CF == 0 && ZF == 0

CF == 0

ZF == 1

CF == 1 || ZF == 1

CF == 1

### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |
|----|----|----|----|----|----|----|----|----|---|
| x  | -  | -  | -  | x  | x  | -  | x  | -  | x |

# DEC

## Decrement

---

### Syntax:

decb op1

decw op1

decl op1

### Legal Operands

op1

reg

mem

### Examples:

decl %eax

decl label

### Operation:

op1  $\leftarrow$  op1 - 1

### Description

This instruction subtracts the value 1 from op1. This instruction is often used to decrement indexes and therefore does not affect the carry flag (CF). In all other respects, it is equivalent to the instruction:

subb \$1, op1

### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |
|----|----|----|----|----|----|----|----|----|---|
| X  | -  | -  | -  | X  | X  | -  | X  | -  | - |



# INC

## Increment

---

### Syntax:

incb op1

incw op1

incl op1

### Legal Operands

op1

reg

mem

### Examples:

incl %eax

incl label

### Operation:

$op1 \leftarrow op1 + 1$

### Description

This instruction adds the value 1 to op1. This instruction is often used to increment indexes and therefore does not affect the carry flag (CF). In other respects, it is equivalent to the instruction:

addb \$1, op1

### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |
|----|----|----|----|----|----|----|----|----|---|
| X  | -  | -  | -  | X  | X  | -  | X  | -  | - |

# INT

## Software Interrupt

---

### Syntax:

int vector

### Legal Operands

vector

idata

### Examples:

int \$3

### Operation:

push %eflags

push %cs

push %eip

TF  $\leftarrow$  0

if (IDT(vector).type = INTERRUPT\_GATE) IF  $\leftarrow$  0

%eip  $\leftarrow$  destination (IDT(vector))

### Description

This instruction is used as a system call. The int 3 instruction is usually encoded as a single byte 0xcc and used as a breakpoint instruction for debuggers.

### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |
|----|----|----|----|----|----|----|----|----|
| -  | -  | x  | 0  | -  | -  | -  | -  | -  |

# IRET

## Interrupt Return

---

### Syntax:

iret

### Legal Operands

none

### Examples:

iret

### Operation:

(if check as option for task return is omitted here)

pop %eip

pop %cs

pop %eflags

### Description

This instruction signals a return from an interrupt. NOTE: All of the pops shown are executed before the processor starts execution at the restored value of %eip. The three pops are handled as an “atomic” operation, i.e. executed as a single unit.

### Flags

| OF | DF | IF | TF | SF | ZF |   | AF |   | PF |   | CF |
|----|----|----|----|----|----|---|----|---|----|---|----|
| X  | X  | X  | X  | X  | X  | - | X  | - | X  | - | X  |

Jcc

## Jump if Condition

---

### Syntax:

jcc offset

### Legal Operands

offset

mem

### Examples:

jne label

### Operation:

if (cc) %eip  $\leftarrow$  %eip + sign\_extend (offset)

### Description

This instruction executes a conditional jump. It does not change the state of the flags.

It executes the jump based on the value(s) of the flag bits as follows:

|       |                     |                    | <u>After cmp x, y</u> |
|-------|---------------------|--------------------|-----------------------|
| ja    | jump above          | CF == 0 && ZF == 0 | unsigned y > x        |
| jae   | jump above or equal | CF == 0            | unsigned y >= x       |
| jb    | jump below          | CF == 1            | unsigned y < x        |
| jbe   | jump below or equal | CF == 1    ZF == 1 | unsigned y <= x       |
| jc    | jump if carry       | CF == 1            |                       |
| jcxz  | jump if %cx == 0    |                    |                       |
| jecxz | jump if %ecx == 0   |                    |                       |

## Jcc (Continued)

### Jump if Condition

---

#### **Description (Continued)**

|      |                           |                     | <u>After cmp x, y</u> |
|------|---------------------------|---------------------|-----------------------|
| je   | jump equal                | ZF == 1             | y == x                |
| jg   | jump greater              | SF == OF && ZF = 0  | signed y > x          |
| jge  | jump greater or equal     | SF == OF            | signed y >= x         |
| jl   | jump less                 | SF != OF            | signed y < x          |
| jle  | jump less or equal        | SF != OF    ZF == 1 | signed y <= x         |
| jna  | jump not above            | (same as jbe)       |                       |
| jnae | jump not above or equal   | (same as jb)        |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnb  | jump not below            | (same as jae)       |                       |
| jnc  | jump no carry             | CF == 0             |                       |
| jne  | jump not equal            | ZF == 0             | y != x                |
| jng  | jump not greater          | (same as jle)       |                       |
| jnge | jump not greater or equal | (same as jl)        |                       |
| jnl  | jump not less             | (same as jge)       |                       |
| jnle | jump not less or equal    | (same as jg)        |                       |











# NEG

Not

---

## Syntax:

negb op1

negw op1

negl op1

## Legal Operands

op1

reg

mem

## Examples:

negl %eax

negl label

## Operation:

op1  $\leftarrow$  - op1

## Description

This instruction performs a two's complement on the operand.

## Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |
|----|----|----|----|----|----|----|----|----|---|
| X  | -  | -  | -  | X  | X  | -  | X  | -  | X |





# OR

## Boolean OR

---

### Syntax:

orb src, dest  
orw src, dest  
orl src, dest

### Legal Operands

src      dest  
idata,    reg  
idata,    mem  
reg,       reg  
mem,      reg  
reg,       mem

### Examples:

orl \$10, %eax  
orb \$10, label  
orw %bx, %ax  
orl label, %eax  
orl %eax, label

### Operation:

dest ← dest | src

## Description

This instruction performs a bit by bit OR operation on the dest and src operands and stores the result in the dest operand. The OR operation is defined as:

|           |          |          |
|-----------|----------|----------|
| <b>OR</b> | <b>0</b> | <b>1</b> |
| <b>0</b>  | <b>0</b> | <b>1</b> |
| <b>1</b>  | <b>1</b> | <b>1</b> |

## Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |   |   |
|----|----|----|----|----|----|----|----|----|---|---|---|
| 0  | -  | -  | -  | x  | x  | -  | ?  | -  | x | - | 0 |









# SAL / SHL

## Shift Arithmetic Left / Shift Logical Left

---

### Syntax:

salb count, dest  
salw count, dest  
sall count, dest

### Legal Operands

|              |             |
|--------------|-------------|
| <u>count</u> | <u>dest</u> |
| idata        | reg         |
| idata        | mem         |
| %cl          | reg         |
| %cl          | mem         |

### Examples:


salw \$4, %ax  
salb \$4, label  
shll %cl, %eax  
shlw %cl, label

### Operation:

dest ← dest << count

### Description

This instruction shifts the dest operand count bits to the left and fills the LSBs with zeros. It updates the flag bits appropriately. (Arithmetic and logical are the same.)



### Flags

|    |    |    |    |    |    |    |    |    |   |   |   |
|----|----|----|----|----|----|----|----|----|---|---|---|
| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |   |   |
| X  | -  | -  | -  | X  | X  | -  | -  | -  | X | - | X |

# SAR

## Shift Arithmetic Right

---

### Syntax:

sarb count, dest

sarw count, dest

sarl count, dest

### Legal Operands

count    dest

idata    reg

idata    mem

%cl    reg

%cl    mem

### Examples:

sarw \$4, %ax

sarb \$4, label

sarl %cl, %eax

sarw %cl, label


### Operation:

dest  $\leftarrow$  dest  $\gg$  count

(with sign bit extension)

### Description

This instruction shifts the dest operand count bits to the right and fills the MSBs with copies of the sign bit. It updates the flag bits appropriately. (Preserves sign.)



### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |   |   |
|----|----|----|----|----|----|----|----|----|---|---|---|
| X  | -  | -  | -  | X  | X  | -  | -  | -  | X | - | X |

# SHR

## Shift Logical Right

---

### Syntax:

shrb count, dest

shrw count, dest

shrl count, dest

### Legal Operands

count    dest

idata    reg

idata    mem

%cl    reg

%cl    mem

### Examples:

shrw \$4, %ax

shrb \$4, label

shrl %cl, %eax

shrw %cl, label


### Operation:

dest  $\leftarrow$  dest  $\gg$  count

(without sign bit extension)

### Description

This instruction shifts the dest operand count bits to the right and fills the MSBs with zeros. It updates the flag bits appropriately. (Does not preserve sign.)



### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |   |   |
|----|----|----|----|----|----|----|----|----|---|---|---|
| X  | -  | -  | -  | X  | X  | -  | -  | -  | X | - | X |

# STI

## Set Interrupt Enable Flag

---

### Syntax:

sti

### Legal Operands

none

### Examples:

sti

### Operation:

IF = 1

### Description

This instruction sets the interrupt enable flag (IF) and enables the processing of interrupts. This instruction is used when the code is ready to process interrupts.

### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |
|----|----|----|----|----|----|----|----|----|
| -  | -  | 1  | -  | -  | -  | -  | -  | -  |

# SUB

## Integer Subtraction

---

### Syntax:

subb src, dest

subw src, dest

subl src, dest

### Legal Operands

src      dest

idata,      reg

idata,      mem

reg,          reg

mem,          reg

reg,          mem

### Examples:

subl \$10, %eax

subb \$10, label

subw %bx, %ax

subl label, %eax

subl %eax, label

### Operation:

dest ← dest - src

### Description

This instruction subtracts the contents of the src operand from the dest operand and stores the result in the location specified by dest. The operands must be of the same size. If the operands are signed integers, the OF flag indicates an invalid result. If the operands are unsigned, the CF flag indicates a borrow into the destination. If the operands are unpacked BCD digits, the AF flag indicates a decimal borrow.

### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |
|----|----|----|----|----|----|----|----|----|---|
| X  | -  | -  | -  | X  | X  | -  | X  | -  | X |

# TEST

## Logical Compare

---

### Syntax:

testb src, dest

testw src, dest

testl src, dest

### Legal Operands

src      dest

idata,    reg

reg,      reg

mem,      reg

### Examples:

testl \$10, %eax

testw %bx, %ax

testl label, %eax

### Operation:

NULL ← dest & src

### Description

This instruction ANDs the contents of the src operand with the dest operand and discards the result. It sets the flags.

### Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |   |   |
|----|----|----|----|----|----|----|----|----|---|---|---|
| 0  | -  | -  | -  | x  | x  | -  | ?  | -  | x | - | 0 |

# XOR

## Boolean XOR

---

### Syntax:

xorb src, dest  
xorw src, dest  
xorl src, dest

### Legal Operands

src      dest  
idata,    reg  
idata,    mem  
reg,      reg  
mem,     reg  
reg,      mem

### Examples:

xorl \$10, %eax  
xorb \$10, label  
xorw %bx, %ax  
xorl label, %eax  
xorl %eax, label

### Operation:

dest ← dest ^ src

## Description

This instruction performs a bit by bit XOR operation on the dest and src operands and stores the result in the dest operand. The XOR operation is defined as:

|            |          |          |
|------------|----------|----------|
| <b>XOR</b> | <b>0</b> | <b>1</b> |
| <b>0</b>   | <b>0</b> | <b>1</b> |
| <b>1</b>   | <b>1</b> | <b>0</b> |

## Flags

| OF | DF | IF | TF | SF | ZF | AF | PF | CF |   |   |   |
|----|----|----|----|----|----|----|----|----|---|---|---|
| 0  | -  | -  | -  | x  | x  | -  | ?  | -  | x | - | 0 |